mirror of
https://github.com/xemu-project/xemu.git
synced 2024-06-02 20:18:25 -04:00
1da8de39a3
We are shortly going to have a split rw/rx jit buffer. Depending on the host, we need to flush the dcache at the rw data pointer and flush the icache at the rx code pointer. For now, the two passed pointers are identical, so there is no effective change in behaviour. Reviewed-by: Joelle van Dyne <j@getutm.app> Reviewed-by: Alex Bennée <alex.bennee@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
36 lines
836 B
C
36 lines
836 B
C
/*
|
|
* Flush the host cpu caches.
|
|
*
|
|
* This work is licensed under the terms of the GNU GPL, version 2 or later.
|
|
* See the COPYING file in the top-level directory.
|
|
*/
|
|
|
|
#ifndef QEMU_CACHEFLUSH_H
|
|
#define QEMU_CACHEFLUSH_H
|
|
|
|
/**
|
|
* flush_idcache_range:
|
|
* @rx: instruction address
|
|
* @rw: data address
|
|
* @len: length to flush
|
|
*
|
|
* Flush @len bytes of the data cache at @rw and the icache at @rx
|
|
* to bring them in sync. The two addresses may be different virtual
|
|
* mappings of the same physical page(s).
|
|
*/
|
|
|
|
#if defined(__i386__) || defined(__x86_64__) || defined(__s390__)
|
|
|
|
static inline void flush_idcache_range(uintptr_t rx, uintptr_t rw, size_t len)
|
|
{
|
|
/* icache is coherent and does not require flushing. */
|
|
}
|
|
|
|
#else
|
|
|
|
void flush_idcache_range(uintptr_t rx, uintptr_t rw, size_t len);
|
|
|
|
#endif
|
|
|
|
#endif /* QEMU_CACHEFLUSH_H */
|